ENGINEERING AT ILLINOIS

COORDINATED SCIENCE LAB

Abstract

- Rapidly generated short-nucleotide fragments and huge genomic-data easily overwhelm today's HPC infrastructure
- Levenshtein distance (edit-distance) is a crucial step in processing in short-read data for genomic analysis
- By uniquely utilizing intrinsic delay of circuit as a proxy for computation, ASAP achieved **200x faster** operation than equivalent C implementation on CPU.
- Integrating ASAP on Altera Stratix V FPGA with IBM POWER 8 via CAPI interface, our heterogeneous system achieved **2.2x faster** than an end-to-end alignment tool for 120-150 bp short-read sequences.

Motivation

- Short-read alignment Process of mapping the sequenced **reads** to their most likely point of origin in the **genome**
- **Reads** Short fragments of sampled DNA



• Levenshtein distance (LD) computation – responsible for 50–70% of short-read alignment runtime, which in tern

Key Ideas:

- In most resequencing experiments, most nucleotides match the reference.
- Use this observation along with circuit-delay based computation (RaceLogic, ISCA15), to compute LD.

Smith-Waterman & Needleman-Wunch Algorithm

Dynamic Programming based algorithm

genome(r)

Key Ideas of Algorithm

- Matrix S of size I_a x I_r
- Δ : gap penalty



ASAP: Using Delays to Compute Faster

Computing with Circuit Delays (RaceLogic, ISCA15)



Novelty: Approximate LD using Circuit Delays

- Approximation maintains total-ordering \Rightarrow answers are still correct

Components of ASAP Delay Element (DE)

- 3-input signals connected to preceding DE
- 2-input signals to compare strings
- 3-input signals representing Δ Input from (i-1, i)



(i+1, j+1)

ASAP: Accelerated Short Read Alignment on Programmable Hardware

Subho Sankar Banerjee, Mohamed El Hadedy, Jong Bin Lim, Daniel Chen, Zbigniew T. Kalbarczyk, Deming Chen, Ravishankar K. Iyer

University of Illinois at Urbana-Champaign

 Calculates the alignment score (Levenshtein distance) between **read(q)** and **reference**

 (i, j)th Element of S – Minimum edit distances between strings Q[1 : i] and R[1 : j]

 $S(i-1,j) + \Delta(-,R_j),$ $S(i,j) = \min \left\{ S(i,j-1) + \Delta(Q_i,-), \right.$ $S(i-1, j-1) + \Delta(Q_i, R_j)$

Output for the Needleman-Wunscl Algorithm A-CACAACT | |||| |* AGCACA-CA

Output for the Smith-Waterman Algorithm

A-CACA-ACT | |||| | AGCACACA

Matrix S with Δ (match) = 0, Δ (Mismatch) = 2, Δ (Insert) = Δ (Delete)=1

• Match happens most often \Rightarrow Set delay to 0

High-level Structure of the ASAP Design



Computing LD Variants

- Smith-Waterman Algorithm: 2 cycles
- Needleman-Wunsch Algorithm: 4 cycles
- Landau-Vishkin Algorithm: Reset circuit after max tolerable delay
- Values in Matrix Clock cycle of when DE was triggered



FPGA Area Optimization

Motivation:

- **Upper-left DE** requires **smaller N**_{DF}-bit counter & registers than **lower right DE** does.
- Values of T_1 , T_2 , and T_3 are calculated with δ (Match) $\leq \delta$ (Mismatch), δ (Insert), δ (Delete)







 $\int j\delta_M + (i-j)\delta_I$ if $i \ge j$ $T_1(i,j) =$ $i\delta_M + (j-i)\delta_D$ otherwise $T_2(i,j)$ $= i\delta_I + j\delta_D$ $N_{DE}(i,j) =$

Comparison – 150(q) & 600(r) bp

- Area reduction by 4.9x
- From 2,880,000 down to
- 587,000 FF's

Experimental Results



- Latency of the accelerator VS Input string size (assuming tile length 16)
- The shared area Simulated result of 25th & 75th percentile

4	A	C						
2								
1	2							
2		2						
	2							
m =2								

Read Size	CPU Baseline (µs)	ASAP (µs)	Speedup
64	1890	10.3	183x
128	2083	10.7	194x
192*	3326	16.4	203x
256 *	3906	17.2	219x
320*	4484	18.9	237x

Rows marked with "*" are simulated results

CPU: IBM POWER8 S824L

FPGA: Nallatech 385 with Altera Stratix-V at 250MHz

Resource Utilization & Power



• FPGA FF utilization VS Length of strings

	Read Length		
	32	64	128
ALM Utilization (%)	26	38	76
Total Power (mW)	5613	9642	19912

End-to-End Comparison

• Default LV SNAP Aligner VS ASAP-Integrated SNAP Aligner \Rightarrow 2.2x Speedup





POWER 8 – FPGA Interface via CAPI

 $\lceil \log_2 |j(\delta_M - \delta_I - \delta_D)| \rceil$ if $i \ge j$ $\lceil \log_2 |i(\delta_M - \delta_I - \delta_D)| \rceil$ otherwise



• Distribution of fraction of stalls in the accelerator pipeline due to unavailability of data at the PSL



Conclusion

- Intrinsic circuit delay was utilized to replace arithmetic addition & min-operation
- With this novel computation method, ASAP rapidly computes Levenshtein Distance for short-read alignment.
- FPGA-implemented ASAP is compatible with CAPI interface, allowing more efficient high-throughput genomic data computation
- ASAP can be further applied to any problems where a total ordering of LDs need to be computed

Acknowledgements

We would like to thank IBM and NSF for the support of this project. This material is based upon work supported in part by the National Science Foundation under Grant No. CNS 13-37732.

CSL.ILLINOIS.EDU